

Towards Programmable Memory Controller for Tensor Decomposition

Sasindu Wijeratne*, Ta-Yang Wang*, Rajgopal Kannan[†], Viktor Prasanna*

* University of Southern California, Los Angeles, USA

[†]US Army Research Lab, Los Angeles, USA

Email: {kangaram, tayangwa}@usc.edu, rajgopal.kannan.civ@mail.mil, prasanna@usc.edu

Keywords: Tensor Decomposition, MTTKRP, Memory Controller, FPGA

Abstract: Tensor decomposition has become an essential tool in many data science applications. Sparse Matricized Tensor Times Khatri-Rao Product (MTTKRP) is the pivotal kernel in tensor decomposition algorithms that decompose higher-order real-world large tensors into multiple matrices. Accelerating MTTKRP can speed up the tensor decomposition process immensely. Sparse MTTKRP is a challenging kernel to accelerate due to its irregular memory access characteristics. Implementing accelerators on Field Programmable Gate Array (FPGA) for kernels such as MTTKRP is attractive due to the energy efficiency and the inherent parallelism of FPGA. This paper explores the opportunities, key challenges, and an approach for designing a custom memory controller on FPGA for MTTKRP while exploring the parameter space of such a custom memory controller.

1 INTRODUCTION

Recent advances in collecting and analyzing large datasets have led to the information being naturally represented as higher-order tensors. Tensor Decomposition transforms input tensors to a reduced latent space which can then be leveraged to learn salient features of the underlying data distribution. Tensor Decomposition has been successfully employed in many fields, including machine learning, signal processing, and network analysis (Mondelli and Montanari, 2019; Cheng et al., 2020; Wen et al., 2020). Canonical Polyadic Decomposition (CPD) is the most popular means of decomposing a tensor to a low-rank tensor decomposition model. It has become the standard tool for unsupervised multiway data analysis. The Matricized Tensor Times Khatri-Rao product (MTTKRP) kernel is known to be the computationally intensive kernel in CPD. Since the real-world tensors are sparse, specialized hardware accelerators are becoming common means of improving compute efficiency of sparse tensor computations. But external memory access time has become the bottleneck due to irregular data access patterns in sparse MTTKRP operation.

Since real-world tensors are sparse, specialized hardware accelerators are attractive for improving the compute efficiency of sparse tensor computations. But external memory access time is the bottleneck due to irregular data access patterns in sparse MTTKRP operation.

Field Programmable Gate Arrays (FPGAs) are an attractive platform to accelerate CPD due to the vast inherent parallelism and energy efficiency FPGAs can offer. Since sparse MTTKRP is memory bound, improving the sustained memory bandwidth and latency between the compute units on the FPGA and the external DRAM memory can significantly reduce the MTTKRP compute time. FPGA facilitates near memory computing with custom adaptive hardware due to its reconfigurability and large on-chip BlockRAM memory (Xilinx, 2019). It enables the development of memory controllers and compute units specialized for specific data formats; such customization is not supported on CPU and GPU.

The key contributions of this paper are:

- We investigate possible sparse MTTKRP compute patterns and possible pitfalls while adapting sparse MTTKRP computation to FPGA.
- We scrutinize the importance of a FPGA-based memory controller design to reduce the total memory access time of MTTKRP. Since MTTKRP on FPGA is a memory-bound operation, it leads to significant acceleration in total MTTKRP compute time.
- We explore possible hardware solutions for Memory Controller design with memory modules (e.g., DMA controller and cache) that can use to reduce the overall memory access time.

The rest of the paper is organized as follows: Section 2 focuses on the background of tensor decompo-

sition and spMTTKRP. Section 3 and Section 4 investigate the compute patterns and memory access patterns of spMTTKRP. Section 5 discusses the properties of configurable Memory Controller design. Finally, we discuss the work in progress in Section 6.

2 BACKGROUND

2.1 Tensor Decomposition

Canonical Polyadic Decomposition (CPD) decomposes a tensor into a sum of 1D tensors (Kolda and Bader, 2009). For example, it approximates a 3D tensor $\mathcal{X} \in \mathbb{R}^{I_0 \times I_1 \times I_2}$ as

$$\mathcal{X} \approx \sum_{r=1}^R \lambda_r \cdot \mathbf{a}_r \otimes \mathbf{b}_r \otimes \mathbf{c}_r =: [[\lambda; \mathbf{A}, \mathbf{B}, \mathbf{C}]],$$

where $R \in \mathbb{Z}_+$ is the rank, $\mathbf{a}_r \in \mathbb{R}^{I_0}$, $\mathbf{b}_r \in \mathbb{R}^{I_1}$, and $\mathbf{c}_r \in \mathbb{R}^{I_2}$ for $r = 1, \dots, R$. The components of the above summation can be expressed as factor matrices, i.e., $\mathbf{A} = [\mathbf{a}_1, \dots, \mathbf{a}_R] \in \mathbb{R}^{I_0 \times R}$ and similar to \mathbf{B} and \mathbf{C} . We normalize these vectors to unit length and store the norms in $\lambda = [\lambda_1, \dots, \lambda_R] \in \mathbb{R}^R$. Since the problem is non-convex and has no closed-form solution, existing methods for this optimization problem rely on iterative schemes.

The Alternating Least Squares (ALS) algorithm is the most popular method for computing the CPD. Algorithm 1 shows a common formulation of ALS for 3D tensors. In each iteration, each factor matrix is updated by fixing the other two; e.g., $\mathbf{A} \leftarrow \mathcal{X}_{(0)}(\mathbf{B} \odot \mathbf{C})$. This Matricized Tensor-Times Khatri-Rao product (MTTKRP) is the most expensive kernel of ALS.

Algorithm 1: CP-ALS FOR THE 3D TENSORS

```

1 Input: A tensor  $\mathcal{X} \in \mathbb{R}^{I_0 \times I_1 \times I_2}$ , the rank
    $R \in \mathbb{Z}_+$ 
2 Output: CP decomposition  $[[\lambda; \mathbf{A}, \mathbf{B}, \mathbf{C}]]$ ,
    $\lambda \in \mathbb{R}^R$ ,  $\mathbf{A} \in \mathbb{R}^{I_0 \times R}$ ,  $\mathbf{B} \in \mathbb{R}^{I_1 \times R}$ ,  $\mathbf{C} \in \mathbb{R}^{I_2 \times R}$ 
3 while stopping criterion not met do
4    $\mathbf{A} \leftarrow \mathcal{X}_{(0)}(\mathbf{B} \odot \mathbf{C})$ 
5    $\mathbf{B} \leftarrow \mathcal{X}_{(1)}(\mathbf{A} \odot \mathbf{C})$ 
6    $\mathbf{C} \leftarrow \mathcal{X}_{(2)}(\mathbf{A} \odot \mathbf{B})$ 
7   Normalize  $\mathbf{A}, \mathbf{B}, \mathbf{C}$  and store the norms as
    $\lambda$ 

```

Figure 1 illustrates the update process of MTTKRP for mode 0. With a sparse tensor stored in the coordinate format, sparse MTTKRP (spMTTKRP)




Figure 1: An illustration of MTTKRP for a 3D tensor \mathcal{X} in mode 0

for mode 0 can be performed as shown in Algorithm 1. For each non-zero element x in a sparse 3D tensor $\mathcal{X} \in \mathbb{R}^{I_0 \times I_1 \times I_2}$ at (i, j, k) , the i th row of \mathbf{A} is updated as follows: the j th row of \mathbf{B} and the k th row of \mathbf{C} are fetched, and their Hadamard product is computed and scaled with the value of x . The main challenge for efficient computation is how to access the factor matrices and non-zero elements for the spMTTKRP operation. We will use a hypergraph model for modeling these dependencies in the spMTTKRP operation in Section 3.

Algorithm 2 shows the sequential sparse MTTKRP (spMTTKRP) approach for third-order tensors in Coordinate (COO) Format, where `indI`, `indJ`, and `indK` correspond to the coordinate vectors of each non-zero tensor element. “nnz” refers to the number of non-zero values inside the tensor.

Algorithm 2: SINGLE ITERATION OF COO BASED SPMTTKRP FOR THIRD ORDER TENSORS

Input: `indI[nnz]`, `indJ[nnz]`, `indK[nnz]`,
`vals[nnz]`, $\mathbf{B}[J][R]$, $\mathbf{C}[K][R]$

Output: $\tilde{\mathbf{A}}[I][R]$

```

1 for  $z = 0$  to  $\text{nnz} - 1$  do
2    $i = \text{indI}[z]$ 
3    $j = \text{indJ}[z]$ 
4    $k = \text{indK}[z]$ 
5   for  $r = 0$  to  $R - 1$  do
6      $\tilde{\mathbf{A}}[i][r] += \text{vals}[z] \cdot \mathbf{B}[j][r] \cdot \mathbf{C}[k][r]$ 
7 return  $\tilde{\mathbf{A}}$ 

```

2.2 FPGA Technologies

FPGAs are especially suitable for accelerating memory-bound applications with irregular data accesses which require custom hardware. The logic

cells on state-of-the-art FPGA devices consist of Look Up Tables (LUTs), multiplexers, and flip-flops. FPGA devices also have access to a large on-chip memory (BRAM). High-bandwidth interfaces to external memory can be implemented on FPGA. Current FPGAs are comprised of multiple Super Logic Regions (SLRs), where each SLR is connected to a single or several DRAMs using a memory interface IP.

HBM technology is used in state-of-the-art FPGAs as the high bandwidth interconnections particularly benefit FPGAs (Kuppannagari et al., 2019). The combination of high bandwidth access to large banks of memory from logic layers makes 3DIC architectures attractive for new approaches to computing, unconstrained by the memory wall. Cache Coherent Interconnect supports shared memory and cache coherency between the processor (CPU) and the accelerator. Both FPGA and the processor have access to shared memory in the form of external DRAM, while the cache coherency protocol ensures that any modifications to a local copy of the data in either device are visible to the other device. Protocols such as CXL (CXL, 2021) and CCIX (CCIX, 2021) develop to realize coherent memory.

3 SPARSE MTTKRP COMPUTE PATTERNS

The spMTTKRP operation for a given tensor can be represented using a hypergraph. For illustrative purposes, we consider a 3 mode sparse tensor $\mathcal{X} \in \mathbb{R}^{I_0 \times I_1 \times I_2}$ where (i_0, i_1, i_2) denote the coordinates of x in \mathcal{X} . Here $I_0, I_1,$ and I_2 represent the size of each tensor mode. Note that the following approaches can be applied to tensors with any number of modes.

For a given tensor \mathcal{X} , we can build a hypergraph $H = (V, E)$ with the vertex set V and the hyperedge set E as follows: vertices correspond to the tensor indices in all the modes and hyperedges represent its non-zero elements. For a 3D sparse tensor $\mathcal{X} \in \mathbb{R}^{I_0 \times I_1 \times I_2}$ with M non-zero elements, its hypergraph $H = (V, E)$ consists of $|V| = I_0 + I_1 + I_2$ vertices and $|E| = M$ hyperedges. A hyperedge $\mathcal{X}(i, j, k)$ connects the three vertices $i, j,$ and k , which correspond to the indices of rows of the factor matrices. Figure 2 shows an example of the hypergraph for a sparse tensor.

Our goal is to determine a mapping of \mathcal{X} into memory for each mode so that the total time spent on (1) loading tensor data from external memory, (2) loading input factor matrix data from the external memory, (3) storing output factor matrix data to the external memory, and (4) element-wise computation




Figure 2: A hypergraph example of a sparse tensor

for each non-zero element of the tensor is minimized.

Considering the current works in the literature (Srivastava et al., 2019) (Nisa et al., 2019) (Li et al., 2018) (Helal et al., 2021), for a given mode, there are 2 ways to perform sparse MTTKRP.

- Approach 1: Output-mode direction computation
- Approach 2: Input-mode direction computation

Algorithm 3 and Algorithm 4 show the mode 0 MTTKRP of a tensor with three modes using Approach 1 and Approach 2, respectively.

Algorithm 3: APPROACH 1 FOR MODE 0 OF A TENSOR WITH 3 MODES

```

1 Input: A sparse tensor  $\mathcal{X} \in \mathbb{R}^{I_0 \times I_1 \times I_2}$ , dense
   factor matrices  $\mathbf{B} \in \mathbb{R}^{I_1 \times R}$ ,  $\mathbf{C} \in \mathbb{R}^{I_2 \times R}$ 
2 Output: Updated dense factor matrix
    $\mathbf{A} \in \mathbb{R}^{I_0 \times R}$ 
3 for each  $i_0$  output factor matrix row in  $\mathbf{A}$  do
4    $\mathbf{A}(i_0, :) = 0$ 
5   for each nonzero element in  $\mathcal{X}$  at
      $(i_0, i_1, i_2)$  with  $i_0$  coordinates do
6     Load( $\mathcal{X}(i_0, i_1, i_2)$ )
7     Load( $\mathbf{B}(i_1, :)$ )
8     Load( $\mathbf{C}(i_2, :)$ )
9     for  $r = 1, \dots, R$  do
10       $\mathbf{A}(i_0, r) +=$ 
         $\mathcal{X}(i_0, i_1, i_2) \times \mathbf{B}(i_1, r) \times \mathbf{C}(i_2, r)$ 
11   Store( $\mathbf{A}(i_0, :)$ )
12 return  $\mathbf{A}$ 

```

We use the hypergraph model of the tensor to describe the different approaches. The main difference between these two approaches is the hypergraph traversal order. Hence, we denote the two approaches based on the order of hyperedge traversal.

In Approach 1, all hyperedges that share the same vertex of the output mode are accessed consecutively. For each hyperedge, all the input vertices are traversed to access their corresponding rows of input factor matrices. In Approach 2, all hyperedges that

**Algorithm 4: APPROACH 2 FOR MODE 0
OF A TENSOR WITH 3 MODES**

```

1 Input: A sparse tensor  $\mathcal{X} \in \mathbb{R}^{I_0 \times I_1 \times I_2}$ , dense
   factor matrices  $\mathbf{B} \in \mathbb{R}^{I_1 \times R}$ ,  $\mathbf{C} \in \mathbb{R}^{I_2 \times R}$ 
2 Output: Updated dense factor matrix
    $\mathbf{A} \in \mathbb{R}^{I_0 \times R}$ 
3 for each  $i_1$  input factor matrix row in  $\mathbf{B}$  do
4   Load( $\mathbf{B}(i_1, :)$ )
5   for each nonzero element in  $\mathcal{X}$  at
     ( $i_0, i_1, i_2$ ) with  $i_1$  coordinates do
6     Load( $\mathcal{X}(i_0, i_1, i_2)$ )
7     Load( $\mathbf{C}(i_2, :)$ )
8     for  $r = 1, \dots, R$  do
9        $\mathbf{p}_A(i_0, r) =$ 
         $\mathcal{X}(i_0, i_1, i_2) \times \mathbf{B}(i_1, r) \times \mathbf{C}(i_2, r)$ 
10      Store( $\mathbf{p}_A(i_0, :)$ )
11 for each  $i_0$  output factor matrix row in  $\mathbf{A}$ 
    do
12    $\mathbf{A}(i_0, :) = 0$ 
13   for each partial element  $\mathbf{p}_A$  with  $i_0$ 
     coordinates do
14     for  $r = 1, \dots, R$  do
15       Load( $\mathbf{p}_A(i_0, r)$ )
16        $\mathbf{A}(i_0, r) += \mathbf{p}_A(i_0, r)$ 
17   Store( $\mathbf{A}(i_0, :)$ )
18 return  $\mathbf{A}$ 

```

share the same vertex of one of the input modes are accessed sequentially. For each vertex, all its incident hyperedges are iterated consecutively. For each hyperedge, the rest of the input vertices of the hyperedge are traversed to access rows of the remaining input factor matrices. It follows the element-wise multiplication and addition.

In Approach 1, since the order of hyperedge depends on the output mode, the output factor matrix can be calculated without generating intermediate partial sums (Algorithm 3: line 10). However, in Approach 2, since the hyperedges are ordered according to the input mode coordinates, we need to store the partial sums (Algorithm 4: line 9) in the FPGA external memory. It leads to accumulating the partial sums to generate the output factor matrix (Algorithm 4: line 11-17).

The total computations of both approaches are the same: for a general sparse tensor with $|T|$ non-zero elements, N modes, and factor matrices with rank R , since every hyperedge will be traversed once, and there are $N - 1$ multiplications and one addition for computing MTTKRP, the total computation per mode is $N \times |T| \times R$. However, their total external

memory accesses are different: both approaches require $|T|$ load operations for all the hyperedges and the total factor matrix elements transferred per mode is $(N - 1) \times |T| \times R$, which corresponds to accessing input factor matrices of vertices in the hypergraph model. However, in Approach 2, the partial value needs to be stored in the memory (Algorithm 4: line 10), which requires an additional $|T| \times R$ external memory storage. Let I_{out} and I_{in} represent the length of the output mode and the input mode, respectively. Then the total amount of data transferred is $|T| + (N - 1) \times |T| \times R + I_{out} \times R$ for Approach 1 and $|T| + N \times |T| \times R + I_{in} \times R$ for Approach 2. Therefore, Approach 1 benefits from avoiding loading and storing partial sums. Table 1 summarizes the properties of the two approaches.

Table 1: Comparison of the Approaches

Approach	Total Computations	Total external memory accesses	Size of total partial sums
1	$N \times T \times R$	$ T + (N - 1) \times T \times R + I_{out} \times R$	0
2	$N \times T \times R$	$ T + N \times T \times R + I_{in} \times R$	$ T \times R$

In the following, we discuss these in detail and identify the memory access characteristics.

3.1 spMTTKRP on FPGA

In this paper, we consider large-scale data decomposition on very large tensors. Hence the FPGA stores the tensor and the factor matrices inside their external DRAM memory. Therefore, we need to optimize the FPGA memory controller to the DRAM technology. In this section, we first explain the DRAM timing model following the memory access patterns of sparse MTTKRP. Figure 3 shows the conceptual overall design.

Approach 2 is not practical for FPGA due to the large external memory requirement to store the partial sums during the computation. In the work of this paper, we focus on Approach 1.

For Approach 1, the tensor is sorted according to the coordinates of the output mode. Typically, spMTTKRP is calculated for all the modes. To adapt Approach 1 to compute the factor matrices corresponding to all the modes, (1) Use multiple copies of the tensor. Each tensor copy is sorted according to the coordinates of a tensor mode or (2) re-order the tensor in the output direction before computing spMTTKRP for a mode.

Using multiple copies of a tensor is not a practical solution due to the limited external memory of the FPGA. Hence, our memory solution focuses on remapping the tensor in the output direction before computing spMTTKRP for a mode. It enables to perform spMTTKRP using Approach 1 for each tensor




Figure 3: Conceptual overall design

mode.

Algorithm 5 summarizes the Approach 1 with remapping. The algorithm focus on computing spMTTKRP of mode 1. Initially, we assume the sparse tensor is ordered according to the coordinates of mode 0 after computing the factor matrix of mode 0. Before starting the spMTTKRP for mode 1, we remap the according to the mode 1 coordinates (lines 3 - 6). After remapping, all the non-zero values with the same output mode coordinates are brought to the compute unit consecutively (line 9). For each non-zero value, the corresponding rows of the input factor matrices are brought into the compute units following the element-wise multiplication and addition. Since the tensor elements with the same output mode coordinates are brought together, the processing unit can calculate the output factor matrix without storing the partial values in FPGA external memory. Once a row of factor matrix is computed, the value is stored in the external memory. Here, Load/Store corresponds to loading/storing an element from the external memory. Also, “:” refers to performing an operation for an entire factor matrix row.

The proposed approach introduces several implementation overheads:

Additional external memory accesses:

The remapping required additional external memory load and a store (Algorithm 5: lines 4 and 6). The total access to the external memory is increased by $2 \times |T|$ for a tensor of size $|T|$. The communication overhead per mode is:

$$\frac{2 \times |T|}{|T| + (N - 1) \times |T| \times R + I_{out} \times R} \approx \frac{2}{1 + (N - 1) \times R}$$

For a typical scenario ($N = 3-5$ and $R = 16-64$), the total external memory communication only increases by less than 6%.

Additional external memory space:

During the remapping process, the remapped data requires an additional space equal to the size of the tensor ($|T|$) to store the remapped tensor elements in the memory.

Excessive memory address pointers to store the remapped tensor:

The remapping brings the tensor elements with the same output mode coordinate together (Algorithm 5: line 5). To achieve this, the memory controller needs to track the memory location (i.e., memory address) of the next tensor element with each output coordinate needs to be stored. This required memory address pointers, which track the memory address to store a tensor element depending on its output mode coordinate. Algorithm 5 requires such memory pointers proportionate to the size of the output mode of a given tensor.

The number of address pointers may not fit in the FPGA internal memory for a large tensor. For example, a tensor with an output mode with 10 million coordinate values requires 40 MB to store the memory address pointers (i.e., 32-bit memory addresses are considered). It does not fit in the FPGA on-chip memory. Hence the address pointers should be stored in the external memory. It introduces additional external memory access for each tensor element.

Also, the number of tensor elements with the same output mode coordinate value is different for each output coordinate due to the sparsity of the tensor. It complicates the memory layout of the tensor.

An ideal memory layout should guarantee: (1) The number of memory address pointers required for remapping fit in the internal memory of the FPGA, and (2) Each tensor partition contains the same number of tensor elements.

4 SPARSE MTTKRP MEMORY ACCESS PATTERNS

The proposed sparse MTTKRP computation has 5 main actions: (1) load a non-zero tensor element, (2) load corresponding factor matrices, (3) perform spMTTKRP operation, (4) store remapped tensor elements, and (5) store the final output.

The objective of the memory controller is to decrease the total DRAM memory access time. To identify the opportunities to reduce the memory access time, we analyze the memory access patterns of the proposed tensor format and memory layout. The summary of memory access patterns is as follows:

1. The tensor elements can be loaded as streaming accesses while remapping and computing spMTTKRP.
2. Each remapped tensor element can be stored element-wise.
3. The different rows of each input factor matrices are random accesses.

Algorithm 5: APPROACH 1 WITH REMAPPING FOR MODE 1 OF A TENSOR WITH 3 MODES

```

1 Input: A sparse tensor  $X \in \mathbb{R}^{I_0 \times I_1 \times I_2}$  sorted in
   mode 0, dense factor matrices  $\mathbf{A} \in \mathbb{R}^{I_0 \times R}$ ,
    $\mathbf{C} \in \mathbb{R}^{I_2 \times R}$ 
2 Output: Updated dense factor matrix
    $\mathbf{B} \in \mathbb{R}^{I_1 \times R}$ 
3 for each non-zero element in  $X$  at  $(i_0, i_1, i_2)$ 
   with  $i_0$  coordinates do
4   Load( $X(i_0, i_1, i_2)$ )
5    $\text{pos}_{i_1} = \text{Find}(\text{Memory address of } i_1)$ 
6   Store( $X(i_0, i_1, i_2)$  at memory address
    $\text{pos}_{i_1}$ )
7 for each  $i_1$  output factor matrix row in  $\mathbf{B}$  do
8    $\mathbf{B}(i_1, :) = 0$ 
9   for each non-zero element in  $X$  at
    $(i_0, i_1, i_2)$  with  $i_1$  coordinates do
10    Load( $X(i_0, i_1, i_2)$ )
11    Load( $\mathbf{A}(i_0, :)$ )
12    Load( $\mathbf{C}(i_2, :)$ )
13    for  $r = 1, \dots, R$  do
14       $\mathbf{B}(i_1, r) +=$ 
       $X(i_0, i_1, i_2) \times \mathbf{A}(i_0, r) \times \mathbf{C}(i_2, r)$ 
15    Store( $\mathbf{B}(i_1, :)$ )
16 return  $\mathbf{B}$ 

```

- Each row of output factor matrix can be stored in streaming memory access.

Accessing the data in bulk (i.e., a large chunk of data stored sequentially) can reduce the total memory access time. It is due to the characteristics of the DRAM. DMA (Direct Memory Access) is the standard method to perform bulk memory transfers. Further, the random accesses can be performed as element-wise memory accesses through a cache to explore the temporal and spatial locality of the accesses. It can improve the total access time.

Thus memory transfer types are as follows:

- Cache transfers:** Supports random memory accesses. Load/store individual requests in minimum latency. Access patterns with high spatial and temporal locality are transferred using cache lines.
- DMA stream transfers:** Supports streaming accesses. Load/store operations on all requested data with minimum latency from memory.
- DMA element-wise transfers:** Transfer the requested data element-wise. This method is used with data with no spatial and temporal locality.




Figure 4: Proposed Memory Controller

5 TOWARDS CONFIGURABLE MEMORY CONTROLLER

To support the memory accesses, we propose a programmable memory controller as shown in Figure 4. It consists of a Cache Engine, a tensor remapper, and a DMA Engine. We evaluate the impact of using caches and DMAs as intermediate buffering techniques to reduce the total execution time of sparse MTKRP.

The modules inside the memory controller (e.g., Cache Engine, tensor remapper, and DMA Engine) can be developed as configurable hardware. These modules are programmable during the FPGA synthesis time. For example, the Cache Engine can have a different number of cache lines and associativity that can be configured during synthesis time. Also, the resource utilization of each module heavily depends on the configuration. On the other hand, the FPGA contains limited on-chip resources. Hence the FPGA resources should be distributed among different modules optimally, such that the overall memory access time is minimized (see Section 5.3).

5.1 Memory Controller Architecture

5.1.1 Cache Engine

The Cache Engine can be used to satisfy a single memory request with minimum latency. The Cache Engine is used to explore the spatial and temporal locality of requested data. We intend to use Cache Engine to explore the locality of the input factor matrices. When a tensor computation requests a row of the factor matrix, the memory controller first look-ups the Cache Engine. If the requested factor matrix row is already in the Cache Engine due to prior requests, the factor matrix row is forwarded to the tensor computation from the Cache Engine. Otherwise, the tensor row is loaded to the Cache Engine from the FPGA external memory. Then a copy of the matrix row is

forwarded to the computation while storing it in the cache.

5.1.2 DMA Engine

The DMA Engine can process bulk transfers between the compute units inside FPGA and FPGA external memory. A DMA Engine can have several DMA buffers inside.

The main advantages of having a DMA Engine are: (a) DMA requests can request more than one element at once, unlike the Cache Engine, and reduce the input traffic of the memory controller, (b) Using a DMA Engine to access data without polluting the cache inside the Cache Engine, and (c) DMA transfers can utilize the external memory bandwidth for bulk transfers.

5.1.3 Tensor Remapper

Tensor remapper includes a DMA buffer and the proposed remapping logic discussed in Section 3. It loads each partition of the tensor as a bulk transfer similar to the DMA Engine. After, it stores each tensor element depending on the output mode coordinate value in an element-wise fashion.

Required memory consistency of the memory controller:

The suggested memory controller above should have a weak memory consistency model with the following properties:

- **Consistency of DMA Engine, Cache Engine and Tensor Remapper:** They process its requests based on a first-in-first-out basis.
- **Consistency between Cache Engine, Tensor Remapper and DMA Engine:** The first-in first-served basis is maintained. Since the same memory location is not accessed by the Cache Engine, Tensor Remapper and DMA Engine at the same time, weak consistency is maintained.

5.2 Programmable Parameters

The Cache Engine and DMA Engine use on-chip FPGA memory (i.e., BRAM and URAM). These resources need to be shared among the modules optimally to achieve significant improvements in memory access time. The resource requirement of the Cache Engine and DMA Engine depends on their configurable parameters mentioned below.

Table 2: Characteristics of sparse tensors in FROSTT Repository

Metric	Value
Length of a tensor mode	17-39 M
Width of a matrix (R)	8 – 32 (Typical = 16)
Number of non-zeros	3-144 M
Number of modes	3, 4, 5
Tensor size	≤ 2.25 GB
Size of a factor matrix	< 4.9 GB

5.2.1 Memory Controller Parameters

Cache Engine parameters include cache line width, number of cache lines, and associativity of the cache.

The design parameters of the DMA Engine are: the number of DMAs, the number of DMA buffers per DMA, and the size of DMA buffers.

The design parameters of the Tensor Remapper include: (1) size of the DMA buffer, (2) width of a tensor element, and (3) the maximum number of address pointers Tensor Remapper can track.

5.3 Exploring the Design Space

The tensor datasets can have different characteristics depending on the domain from which the dataset is extracted. Table 2 shows the characteristics of the tensors in The Formidable Repository of Open Sparse Tensors and Tools (FROSTT) (Smith et al., 2017). It is commonly used in the high-performance computing community to benchmark custom accelerator designs for sparse MTTKRP.

Tensor datasets from separate domains of applications have different characteristics such as sparsity, size of the modes, and the number of modes. Hence, the datasets extracted from various applications show the least memory access time with different configurations of the memory controller. Hence, performance estimator software is required to estimate the optimal configurable parameters for datasets of a domain. We introduce the features of a Performance Model Simulator (PMS) software to estimate the total execution time of spMTTKRP for a given dataset. It can use with multiple datasets from the same domain to estimate the average execution time (t_{avg}) for a selected domain. Also, it should estimate the total FPGA on-chip memory requirement for a given set of programmable parameters to make sure the memory controller fits in the FPGA device. We will explore the possible inputs required for a PMS concerning: (1) available FPGA resources (i.e., total BRAMs, and URAMs of the selected FPGA and data width of memory interface), (2) size of data structures (e.g., size of an input tensor element, size of an input fac-

tor matrix element, and rank of the input factor matrices), and (3) Parameters of the memory controller (i.e., DMA buffer sizes, number of cache lines, associativity of cache, and number of factor matrices shared by a cache).

A module-by-module (e.g., Cache Engine and DMA Engine) exhaustive parameter search can be proposed to identify the optimal parameters for the memory controller.

6 DISCUSSION

In this paper, we investigated the characteristics of a custom memory controller that can reduce the total memory access time of sparse MTTKRP on FPGAs. Sparse MTTKRP is a memory-bound operation. It has 2 types of memory access patterns that can be optimized to reduce the total memory access time. A memory controller design that can be configured during compile/synthesis time depending on the application and targeted hardware is required.

We are developing a configurable memory controller and a memory layout for sparse tensors to reduce the total memory access time of sparse MTTKRP operation.

Since synthesizing a FPGA can take a long time, optimizing the memory controller parameters for a given application can be a time-consuming process. Hence, we are developing a Performance Model Simulator (PMS) software to identify the optimal parameters for a given application on a selected FPGA.

ACKNOWLEDGEMENTS

This work was supported by the U.S. National Science Foundation (NSF) under grants NSF SaTC # 2104264 and PPOSS- 2119816.

REFERENCES

CCIX (2021). Cache Coherent Interconnect for Accelerators (CCIX). <https://www.ccixconsortium.com/>.

Cheng, Z., Li, B., Fan, Y., and Bao, Y. (2020). A novel rank selection scheme in tensor ring decomposition based on reinforcement learning for deep neural networks. In *ICASSP 2020-2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)*, pages 3292–3296. IEEE.

CXL (2021). Compute Express Link (CXL). <https://www.computeexpresslink.org/>.

Helal, A. E., Laukemann, J., Checconi, F., Tithi, J. J., Ranadive, T., Petrini, F., and Choi, J. (2021). Alto:

Adaptive linearized storage of sparse tensors. In *Proceedings of the ACM International Conference on Supercomputing, ICS '21*, page 404–416, New York, NY, USA. Association for Computing Machinery.

Kolda, T. G. and Bader, B. W. (2009). Tensor decompositions and applications. *SIAM review*, 51(3):455–500.

Kuppannagari, S. R., Rajat, R., Kannan, R., Dasu, A., and Prasanna, V. (2019). Ip cores for graph kernels on fpgas. In *2019 IEEE High Performance Extreme Computing Conference (HPEC)*, pages 1–7.

Li, J., Sun, J., and Vuduc, R. (2018). Hicoo: Hierarchical storage of sparse tensors. In *Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis, SC '18*. IEEE Press.

Mondelli, M. and Montanari, A. (2019). On the connection between learning two-layer neural networks and tensor decomposition. In *The 22nd International Conference on Artificial Intelligence and Statistics*, pages 1051–1060. PMLR.

Nisa, I., Li, J., Sukumaran-Rajam, A., Vuduc, R., and Sadayappan, P. (2019). Load-balanced sparse mttkrp on gpus. In *2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS)*, pages 123–133.

Smith, S., Choi, J. W., Li, J., Vuduc, R., Park, J., Liu, X., and Karypis, G. (2017). FROSTT: The formidable repository of open sparse tensors and tools.

Srivastava, N., Rong, H., Barua, P., Feng, G., Cao, H., Zhang, Z., Albonesi, D., Sarkar, V., Chen, W., Petersen, P., Lowney, G., Herr, A., Hughes, C., Mattson, T., and Dubey, P. (2019). T2-tensor: Productively generating high-performance spatial hardware for dense tensor computations. In *2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)*, pages 181–189.

Wen, F., So, H. C., and Wymeersch, H. (2020). Tensor decomposition-based beamspace esprit algorithm for multidimensional harmonic retrieval. In *ICASSP 2020-2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)*, pages 4572–4576. IEEE.

Xilinx (2019). Alveo u250 data center accelerator card. <https://www.xilinx.com/products/boards-and-kits/alveo/u250.html>.